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The implementation and testing of a network analyzer 
for Ethernet networks is described. The analyzer is 
based on an IBM PC- compatible with an Ethernet interface 
and custom software. The analyzer captures Ethernet 
packets and writes them to a file or displays statistics 
about the captured packets. The analyzer allows several 
parameter~ to be set to control the capturing of 
packets. These parameters include: start capture time, 
start packet trigger, packet filter, stop packet trigger, 
stop capture time and stop capture packet count limit. 
Network statistics can be gathered on a general or 
specific bases. The general statistics routine ignores 
the contents of the packets and provides averages, 
maximums and totals for all the packets on the network. 
The specific statistics routine calculates averages and 
maximums on packets which match user defined masks. It 
is important to test the performance of the analyzer 
because it is critical that a network analyzer not lose 
any packets. The benchmarks of this analyzer point to 
critical performance limits that need improvement to make 
' 
the analyzer useful in a normal Ethernet environment . 
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1. INTRODUCTION 
The purpose of this research is to develop a network 
analyzer for Ethernet networks. The analyzer is intended 
to be used for debugging network problems and gather 
statistics and information on network usage. This 
analyzer consists of 3 major components: an IBM PC as 
host computer, an Etherlink Plus board, 3C505 (3Com 
Corp.), as the Ethernet interface, and custom software to 
drive the system as a network analyzer. It is assumed 
the reader is familiar with the "host" computer, IBM PC, 
and its PC-DOS operating system so material covered in 
this thesis will concentrate on how the 3C505 Ethernet 
adapter functions with the analyzer software. 
Any analyzer is faced with the problem of gathering 
all the desired information in real time without loss of 
information, or interference with, or constraint of 
·' normal activity. In an Ethernet analyzer this is defined 
as capturing all the desired packets and pertinent 
information about the packets. In its simplest form this 
involves capturing entire packets- including collisions 
and rogue packets- and the time at which they occurred. 
2 
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If the Ethernet analyzer is forbidden to create jam 
packets to reduce the Ethernet's data (packet) capacity 
and the network activity is not artificially reduced, 
then the analyzer is faced with two problems: first, 
Ethernet has a maximum bit rate of 10 megabits per second 
and second, the time required for the computational 
activity of screening or filtering the desired packets. 
Few Ethernet networks, even large, heavily loaded 
ones, succeed in using the full 10 Mbs capacity. Typical 
throughput in large networks is two to three megabits per 
second with short- a few seconds- bursts of five to six 
megabits per second. Unfortunately, even these lower 
rates of two to six megabits challenge the throughput 
I ( . 
capacity of the host computer. 
Computing the selection of packets also challenges 
the computing capacity of the host. Some relief is found 
in the fact that one of the most common selection 
-
criteria is based on the Ethernet destination address and 
that this can be handled by the Intel 82586 Ethernet co-
processor on the 3C505 adapter. Another means of 
reducing the computational load on the host CPU can be 
p 
found in the 3C505 adapter which has its own Intel 80186 
CPU an~ i~ can be downloade(i with a_,program to do some or 
-. 
,, 
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all of the selection. Also, the host's real-time 
filtering code can be written in assembly language 
oriented toward fast execution. If, in the worst case, 
. 
the filtering process prove to be to complex for real 
time then it can be deferred to post-processing the saved 
stream of all packets. 
Another important aspect of a network analyzer is 
the presentation and interpretation of p.ackets in terms 
of a defined protocol. Protocol format presentation of 
packets is very important in allowing the user to quickly 
and easily discern what is happening on the network. A 
strong analogy can be drawn to th~disassembly and better 
'·. 
yet syml:).olic disassembly of machine language code. 
Several popular protocols are suggested: XNS (Xerox 
) 
I t I (.:__ ~ Network Services), TCP (Transmission Control Protocol), 
IP (Internet Protocol), SMB (Server Message Blocks) and 
several OSI proposed protocols. Some of these are 
enclosed by others providing several layers of analysis. 
Not only is presentation in terms of these protocols 
important, but.also the creation of filters based on 
these protocols is very "user friendly". Unfortunately, 
the software presented here does not tackle the mammoth 
job of protocol analysis, in part due to the great 
'", 
variety of protocols and in part due to the limited real 
4 ' 
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time computing power of the host computer. Since the 
analyzer presented can save the packets to a file, 
packets can be post-processed in terms of various 
protocols. Summarizing, ·the primary goal of this 
Ethernet analyzer is to capture all the desired packets 
and their pertinent information. 
:,> . 
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2. THE ETHERNET ADAPTER 
3Com Corporation's EtherLink Plus (3C505) board was 
chosen as the host to Ethernet interface for several 
reasons. The most important one was the board's ability 
to capture a large number of Ethernet packets without 
loss. This is due to the on-board Intel 82586 Ethernet 
co-processor that has DMA acceijs of up to 512 Kbytes of 
on-board RAM. Given normal response to its DMA requests, 
only the size of available RAM restricts how many packets 
can be received. The second important feature of the 
board is its own Intel 80186 processor. This processor 
configures and controls the Ethernet co-processor via 
memory mapped command exchange, controls communication 
with the host and has the ability to run programs 
downloaded from the host. On-board firmware provides for 
power-on self test; simplified communication between the 
host and the adapter via a set of Primary Command Blocks 
(PCBs) and a set of general utilit~~ubroutines. Packet 
between the host and adapter is via an 8 bit or 16 bit 
I/0 port using DMA or programmed I/0. 
Other advantages of the 3C5os· are moderate price ( 
approximately $900), ready availability; and 
compatibility with the network drivers of most commercial 
. ' 
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.. 
and public network software packages. The only major 
drawback is that it does not use some sort of bank-
switched memory scheme- like those used by EMS boards-
for transferring packets to the host. Transferring 
packets to the host remains a critical problem. 
Figure 1 is a block diagram of the 3C505 showing the 
two processors at the the heart of the adapter. The 
Intel 80186 and 82586 processors share a common data, 
address, and control bus on the 3C505. The 80186 
essentially is an enhanced 8086 with a superset of the 
8086 instruction set; two DMA channel circuits; three 
programmable timers; and an interrupt controller 
circuit. It runs at 8 MHz with no wait states and a data 
path of 16 bits. Each bus cycle takes 500 nanosecond, 
each DMA transfer takes two bus cycles. 
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The 82586 Ethernet co-processor shares the 80186's 
bus and also serially interfaces to a Manchester encoder 
chip and an Ethernet transceiver chip (SEEQ 8023 and AMD 
r:,). ·The 82586 is a powerful, complex co-processor 
that runs from the same 8 MHz clock as the 80186. The 
two proce~ communicate via shared RAM. The 82586 
requests contr of the bus via the HOLD line, the 80186 
acknowledges via the HOLDA line. Control information and 
packets are transferred via this HOLD/HOLDA arbitration. 
The 80186 can initiate control information transfer by a 
read or write to I/0 port address 0000, which causes the 
CA line input to the 82586 to go low signaling the 82586 
to read the shared control RAM area. The 80186 can also 
reset the 82586 by setting a bit in the Adapter Control 
Register. The 82586 can initiate communication with the 
', 
80186 by lowering the INTl line on the bus. At the 
Ethernet rate of 10 Mbs the 82586 will transfer 16 bit 
words to RAM at a rate of 715 Kilowords per second. 
Based on a bus cycle of 500 nanoseconds per 16 bit CPU 
access this packet transfer steals 35% of the 80186 bus 
access time implying a 35% reduction in 80186 execution 
speed while packets are being transferred. Naturally, 
additional reductions occur when one or both DMA channels 
are performing transfers. 
-
.. 
~.' 
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The 3C505 has 128 KB of dynamic RAM that can be 
expanded to 512 KB in 128 KB increments. 64K X 4 DRAM 
chips are used with 150 nanosecond cycle time. Circuitry 
on the 3C505 generates refresh signaling to all memory 
chips whenever I/0 port 0080H is addressed. The 80186 
generates this I/0 port 0080H access via its Timer 2 and 
DMA channel O which preform this access every 30 
microseconds meeting the 256 accesses in 4 millisecond 
requirement of the DRAMs. DRAM refresh steals about 3% 
of the bus capacity. 
Firmware provided on the 3C505 is found in a 16 KB 
EPROM. It contains configuration, initialization and 
self-test code for the entire board. It also contains a 
routine to exchange PCBs (Primary Command Blocks with 
the host and a set of subroutines useful to downloaded 
programs. 
On the Ethernet side, the 82586 performs all the 
fu~ctions necessary for the IEEE 802.3 Ethernet packet 
format and Ethernet CSMA/CD bus access algorithm. On the 
transmit side, this includes: CSMA/CD Ethernet access and 
collision back-off, preamble generation, start bits 
insertion, destination and source address generation, 
l 
packet type insertion, DMA transfer of -frame data-.and ... 
~ ·-. 
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automatic generation of Ethernet CRC. On the receive 
side, a packet's destination address is tested based on 
the receive mode(s): station, broadcast, multicast and/or 
promiscuous. If accepted, the 82586 automatically DMAs 
the packet into receive buffers in the shared RAM and up-
dates the associated buffer pointers and status 
information on the packet. The 82586 can be programmed 
to save or discard bad packets. The serial input and 
output pins from the 82586 are connected to the SEEQ 8023 
Manchester encoder chip. This chip provides the required 
Manchester encoding or decoding of~the serial stream. It 
also provides the serial clock signal for the 82586. The 
SEEQ 8023 has a built-in "jabber" circuit to stop run-
away transmissions of more than 25 milliseconds. The 
8023 also has a"loopback select line to aid in diagnosing 
transceiver problems. AN AMD 7996 chip provides the 
required signal conditioning and power supply for the on-
board "thin/cheapernet" connection. 
As mentioned earlier the 82586 and 80186 communicate 
via shared memory, an area referred to as the SCB System 
Control Block. Before going into the details of 
communication between the 80186 and 82586 it should be 
mentioned that the 82586 internally consists of two 
. function?.t.J-: µ_p_j.t$: ~:the CU, ___ (;pmmanq._ Unit, {o:t; -~~~9.µ_t~_:t}g 
... 
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commands from the 80186 and the RU Receive Unit for 
receiving and storing packets. 
Basically the 80186 builds 82586 CBs, Command 
Blocks, in memory, then points to the first of these CBs 
and flags the 82586 to start execution via the SCB by a 
low to high transition on its CA line. Each CB consists 
of a command, a status and control field, a pointer to 
the next CB, and any parameters needed for the command. 
There are eight commands: 
I' 
NOP - results in no action by the 82586. Used to 
manipulate the Command List 
IA-SETUP - this command sets the 82586's Ethernet 
address. 
CONFIGURE - updates the 82586 1 s operating parameters 
such as packet format. 
MC-SETUP - sets multicast addresses by mapping a 
list of address into a 64 bit hash table. 
TRANSMIT - causes transmission of a packet. 
TDR- Time Domain Reflectometer, used to test and 
locate cable shorts and opens. 
DUMP - this causes the 82586 to dump its internal 
register contents. 
DIAGNOSE - causes the 82586 to run a self test. 
J 
12 t -· . 
.r 
More details and the format of these eight commands can 
be found in Appendix A. 
The SCB also contains a pointer to the first RFD, 
Receive Frame Descriptor Block. One RFD in this forward 
linked list is used for each packet received. Besides a 
pointer to the next RFD; it contains a pointer to a RBD, 
Receive Buffer Descriptor; status information; the 
~acket; its source and destination address; and the 16 
bit type field from the packet. RBDs are a separate 
forward linked list of descriptors containing a full 24 
bit address pointer to where the packet is stored; a 
packet length count; and status bits including bits 
indicating maximum buffer size and continuation of the 
packet in the next RBD. Since the RFDs and RBD must be 
pre-constructed by the 80186, the maximum buffer size is 
predefined. Since multiple RBDs and their associated 
buffers can be chained to hold one packet, the predefined 
buffer size can be set small to prevent memory waste by 
internal fragmentation. The 3C505 firmware sets the 
buffer size at 1536 bytes, the largest IEEE 802.3 
Standard packet size. This keeps the 80186's packet 
transfer processing overhead tb a minimum. The remainder 
of the SCB contains packet error counts for CRC, 
. 
Alignment, Resource and overruns. 
' 
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The 3C505 maps into the I/0 address space of the 
host computer. The.host commands the operation of the 
3C505 by sending PCBs to the adapter. These PCBs while 
similar in some way to 82586 CBs are not identical. 
Packets are transferred via DMA or programmed I/0 to or 
} 
from a 20 byte deep half-duplex FIFO on the 3C505. 
Several ports provide status and control on the 3C505. 
The host has five registers mapped to four I/0 
addresses as follows: 
Host Register 
Command Reg. 
Status Reg. 
Aux DMA Reg. 
Data Reg. 
Control Reg. 
I/0 Port 
base+O 
base+2 
base+2 
base+4 
base+6 
Access 
R/W 
Read-only 
Write-only 
R/W half-duplex 
R/W 
The ·command Register is used for sending and 
r~ceiving PCBs and is full duplex so the host and 3C505 
can be transferring a PCB at the same time. DMA transfer 
is not supported to this register but interrupt driven 
I/0 • possible . The Command register • eight bits 1S 1S 
wide. 
,, 
/. 
-· 
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The host Aux DMA Register is write-only and is used 
only in conjunction with demand mode (burst) DMA. Only 
the least significant bit is used, the others should be 
set too. If the host sets the least significant bit to 
O and demand mode DMA is used the 3C505 will pause- not 
activate the DMA Request line on the host's bus- every 
nine transfers to allow the host to refresh its memory. 
The Data Register is a half duplex 20 byte FIFO. It 
is automatically configured for eight or 16 bit transfers 
depending on the host's slot. Only an even number of 
bytes can be transferred and only in the direction 
selected by host Control Register's DIR bit. DMA and 
programmed I/0 are supported but an interrupt can only be 
generated when the block has completed transfer. 
Details about these registers can be found in 
Appendix A. 
The host and 3C505 communicate mainly by passing 
PCBs to each other. These Primary Command Blocks provide 
an easy way to configure the 3C505, check its status, 
transmit and receive packets, and download programs into 
the 3C505. Each PCB consists of a command code (1 byte), 
___ ... ~~-~ --~~!~~-,~-J~J~.9~b-!,,~.(,1~~e2.:.-~~'1---the· PCB's dat·a- b-ytes --(62 
• .... ,I ' . 
·.I 
·. 
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maximum) and finally a total PCB length count. Table 1 
lists the currently defined PCBs as grouped by host to 
3C505 or 3C505 to host. Many of the host to 3C505 PCBs 
request a return PCB. For example, a Receive Packet PCB 
from the host to the 3C505 requests a Receive Packet 
Complete PCB from the 3C505 when it has a packet to 
return. Normally following the Receive Packet Complete 
the host would DMA the actual packet from the 3C505's 
Data Register FIFO into its own memory. 
The next chapter discusses how the network analyzer 
program on the host utilizes these PCBs to monitor and 
capture packets on the network. 
• 
... 
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Table 1. 
Host to 3C505 Primary Command Blocks 
Command 
Code Name 
- Description 
Response 
Code 
OlH Configure 3C505 Mem. - set number of buffers 31H 
02H Configure 82586 - Set 82586 receive mode 32H 
03H Ethernet Address - Set 3C505's Ether. Addr. 33H 
04H Download Data - Load data into 3C505 RAM 34H 
05H Upload Data - Copy RAM to Host from 3C505 35H 
06H Download Data - Load 3C505 RAM using PIO NONE 
07H Upload Data - Copy RAM to Host using PIO NONE 
08H Receive Packet - Receive an Ethernet packet 38H 
09H Transmit Packet - 3C505 transmits a packet 39H 
OAH Network Statistics - Request packet counts 3AH 
OBH Load Multicast Address List - 82586 MC set 3B8 
OCH Clear Downloaded Programs - Free 3C505 RAM 3CH 
ODH Download program - Load a program into 3C505 3DH 
OEH Execute Program - Run program in 3C505 3EH 
OFH 3C505 Self-test - Tests 3C505 functions 3FH 
lOH Set Ethernet Address - Set 82586 address 40H 
llH 3C505 Status - Requests 3C505 status/config. 41 
-~-~-- ·-· 
12H-2FH Reserved for Future Use 
-·. ..-.. -
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Table 2. 
3C505 to Host Primary Command Blocks 
Command 
Code Name - Description/Response 
31H Configu/e 3C505 RAM Response - Succeed/fail 
32H Configure 82586 Receive Mode - Succeed/fail 
33H Ethernet Address Response - Return set addr. 
34H Download Data Request - Request DMA download 
35H Upload Data Request - Request DMA upload 
36H N/A 
37H N/A 
38H Receive Packet Response - Return packet 
39H Transmit Packet Complete - Succeed/fail 
3AH Network Statistics Response - Packet stats. 
3BH Load Multicast Response - Succeed/fail 
3CH Clear Program Response - Succeed/fail 
3DH Download Program Response - Program ID 
3EH Execute Program Response - Variable data 
3FH ·self-test Response - Self-test results 
40H Set Address Response - Succeed/fail 
41H 3C505 St~tus Response - Status data 
42H-5FH Reserved for Future Use 
18 
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3. ANALYZER SOFTWARE 
The purpose of a network analyzer is to capture and 
save all the desired packets on the network and pertinent 
information about them. The pertinent information comes 
in two forms: internal information (addresses, types, 
protocol information and base data), and external 
information (length of packet, time of arrival, Ethernet 
packet errors, etc.). One can analyze this information 
in real-time or post-process the captured raw data. Much 
of the internal information must be interpreted after 
capture to a file because the user cannot view perhaps 
hundreds of packets a second. Also, the host does not 
have the computing power to present the packets in a 
meaningful format while receiving even a small (approx. 
100) number of packets per second from the 3C505. Some 
of the internal data, such as addresses, and all of the 
external information can be presented to the user in real 
time in a meaningful way given enough host computing 
power and moderate packet loads and moderate calculation 
requirements. 
The software presented here divides the analyzer's 
.... 
J 
.. 
I I • I .\ purpose into two routine: capture the desir~~~packets to 
I 
a file in repl-time, or displ~y statistics about the 
19 
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received packets and network usage. Currently each 
excludes the other because of the limited computing 
capacity of the host. Given more computing power and/or 
a guarantee of a limitation to the rate of received 
packets both could execute at the same time. 
execution speed, the software was written in a 
• • To maximize 
combination of 8086 assembly language and c. The 
assembly language was assembled using Microsoft's Macro 
Assembler Version 4.01. The c was compiled using 
Borland's Turbo C. Turbo C was chosen because it 
I 
produces some of the fastest executing compiled code for 
the IBM PC environment. The main characteristics of the 
software will be discussed before closely examining the 
capture and statistics routines. 
The software starts by initializing the assembly 
language routines and resetting the 3C505. The base 
address of the 3C505 in the host's I/0 address space and 
the DMA channel number are loaded into the appropriate 
assembly language routines by calls to two assembly 
language routine·s passing them the base address and 
channel number respectively. To maximize execution 
speed,· assembly language routines handle the lowest level 
of command and data transfer between the host and 3C505. 
20 
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For performance reasons, it is important to 
understand how the host and 3C505 communicate. The 
program communicates with the 3C505 by forming and 
transferring one or more of the Primary Command Blocks 
(PCBs) described in the previous chapter to the 3C505. 
Upon successfully transferring the PCB to the Adapter it 
generally waits for a response PCB from the 3C505. The 
PCBs are formed in the host's memory by the C program and 
then transferred to the 3C505 by a call to an assembly 
language subroutine that writes it via programmed I/0 to 
the 3C505's Command Register following the transfer 
algorithm presented in the previous chapter. The 
' 
assembly language transfer routines return a failure 
indicator to the calling C program whenever it times out 
or receives a PCB rejected message from the 3C505. To 
receive a PCB from the 3C505 the C program calls another 
assembly language routine that polls the 3C505 following 
the PCB upload algorithm presented in the previous 
... 
chapter. A failure indicator is returned if the routine 
times out or the PCB is incomplete. For both PCB 
uploads, and downloads, the C program and assembly 
language communicate by passing pointers to the PCB. 
21 
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There is a strong similarity between how a logic 
analyzer and a network analyzer operate. Both have 
definable start capture conditions, selective data 
capture, and stop capture conditions. They must also be 
fast enough to capture all the data and have a large 
storage area for the captured data. These last two 
characteristics, speed and storage, are the major 
constraints in the presented analyzer. 
The ability to determine when to start capturing 
packets aids efficient use of available storage, and 
prevents unnecessary analysis of unwanted packets. In the 
host, the maximum size of a file is 32 Megabytes. At 
typical Ethernet data rates (2Mbs), capturing all packets 
- in their entirety will fill a 32 Megabyte file in a 
couple of minutes. One could use several files, but what 
user has a host computer with hundreds or thousands of 
megabytes of storage available? Two optional conditions 
are tested for the start of packet capture: time and 
specific packet. Time, because there is often a certain 
time of the day when errors and therefore analysis should 
~ 
occur. For example, assume that network backup occurs at 
4 o'clock in the morning and there have been backup 
failures recently. The program can be started just 
~ 22 
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before leaving work and set to start capturing after 4:00 
AM. 
The second optional start condition is based on 
receiving a specific packet. Often a specific packet 
indicates the start of a packet stream that needs to be 
scrutinized. In this program a start test packet of the 
maximum Ethernet packet size (1608 bytes) is used. It 
consists of an AND mask and MATCH byte for each byte in 
the packet. All the AND mask and MATCH bytes are 
initially set to 00 since normally only a few bytes need 
to be matched. The program allows the user to specify 
which bytes to test and their respective AND mask and 
MATCH byte value. If this option is set, packets are 
received and tested by a C function executing in the 
host, that scans from the first to the last byte received 
until the test fails; at which point the function returns 
a "failed" flag back to the calling loop causing it to 
wait for another packet. 
It is important to filter out unwanted packets as 
packets are being received to help conserve storage while 
not losing packets due to the filter execution time. 
Packet filtering is done in two ways in-this program. 
_·--~~First, the receive mode and receive Ethernet address is 
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set in the 3C505's 82586 co-processor. This allows for 
receiving packets destined for a specific Ethernet 
address and/or Broadcast addressed packets (Ethernet 
destination address set to FF FF FF FF FF FF) or 
receiving all (Promiscuous) packets. Multicast 
addressing is available on the 3C505's 82586 but not 
implemented in this program. The host sets the 3C505's 
82586 receive mode by sending a Configure 82586 PCB to 
the Adapter. The Ethernet receive ~ddress is set using a 
Set Ethernet Address PCB. The 82586 receive mode and 
Ethernet address are actually set prior to testing for 
the start capture time and/or start capture packet. 
Filtering using the 82586 significantly increase packet 
through-put capacity by reducing: 3C505 packet buffering, 
. 3C505)to host memory transfer time, and host filtering 
time. The second and optional capture filter is like the 
start capture packet filter; it uses a packet AND and 
MATCH packet to test each received packet. The same C 
function used by the start capture trigger scans the 
packet byte-by-byte looking for a mismatch. If the 
pack~t passes the test it is saved to a file. Thete is 
a trade off between the time it takes the host to test 
the packet on one hand and the saved storage and saved 
time to store on the other. 
/ 
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The program offers another important way to increase 
packet through-put and storage capacity by limiting how 
much of a packet is stored. Let us say that the first 64 
bytes of a packet contain all the information you need, 
then the program can instruct the 3C505 via a Receive 
Packet PCB to transfer only a portion of the received 
packet to the host's memory. While this does not 
increase the number of buffers in the 3C505 since its 
firmware fixes them at 1608 bytes each it does reduce the 
3C505 to host transfer time, file storage needs, file 
write time and packet filter test time. To demonstrate 
the significant savings in storage and host execution 
time consider saving only the first 32 bytes of each 
packet; this would include the 6 byte destination 
address, 6 byte source address, 2 byte packet type and 18 
additional bytes. If the average packet size is 512 
bytes approximately l/16th of the 3C505 to host transfer 
time and storage space is needed. A network averaging 4 
Mbs of data would appear as 250 kbs to the host. 
Another C function is called when a packet needs to 
be written to the storage file. This function saves the 
packet, a time)stamp and the length in bytes of the 
packet and time ·stamp. 
) 
To avoid wasting time by moving 
the packettaround in the host's memory the 2 bJt~ length 
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and 4 byte time stamp are stored in memory just before 
the Ethernet packet and a pointer to this block are 
passed to a standard C library function to write it to 
the disk file. The 4 byte time stamp is generated by the 
3C505 at its time of reception and passed to the host 
when it acknowledges having a packet. When the 3C505 is 
"hard" reset this time stamp counter is set to zero. It 
ticks in 15 microsecond units. With 32 bits this allows 
17.9 hours before rolling-over. The two byte length of 
the packet is stored at the start of the block so that a 
post-processing program can, locate the start of the next 
packet block as it reads the file. 
The alternative to capturing packets is the network 
, statistics routine. Two types of statistics gathering 
are important to analyzing a network: "general" and 
"specific". In this program each excludes use of the 
other or the capture routine. 
"General" relates to network bandwidth utilization, 
number of good packets, number of bad packets, number of 
collisions. This information is important for 
-
determining when and to what degree heavy Ethernet loads 
are reducing through-put or making the network "unstable" 
i.e. causing time-outs. It also indicates network 
I • ' 
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hardware problems by counting bad packets. Network 
activity should be monitored based on several sliding 
time windows since packet traffic is based on various 
activities and combinations of activities. Activities 
vary in duration and packet load. Some are long term 
light packet load, such as database sorting; others, 
short term high bursts of packets, such as across the 
network backup. Large windows indicate long term 
utilization of the network while small windows can detect 
·• 
surges in network activity. 
Each activity suggests matching the window length to 
its duration; for example, a five second boot sequence 
suggests a five second or less window, a five hour 
database sort indicates a window of several hours. A 
window should be shifted at a small (perhaps 10-20% of 
the window size) fraction of the window size to prevent 
fracturing surges across window boundaries. The 
computing power of the host sets a limit on how small 
that shift can be since totals and averages must be 
recalculated on each shift. 
The program presented here implements the gathering 
of general network statistics primarily by requesting a 
"Network Statistics" PCB from the 3C505. This PCB . , 
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contains six integers indicating the number of valid 
received packets, transmitted packets, CRC error packets, 
. 
misaligned packets, no resources packets and overrun 
.. 
packets. These counts are set to zero by the 3C505 after 
the PCB is sent. The last four need a little additional 
explanation. CRC error packets refers to Ethernet 
packets that have an~incorrect 4 byte CRC (applying the 
IEEE 802.3 CRC standard) at the end of the packet. A 
large number of CRC error packets is often an indication 
of sporadic noise Qn the Ethernet cabling. Misaligned 
packets refers to packets which are not integer multiples 
of 16 bits. A large number of these packets often 
indicates packet collisions in a heavily loaded network 
or cable noise or signal reflection problems. No 
resources refers to packets the 82586 had to drop because 
there were no free packet buffers in the 3C505's RAM, 
generally caused by the host not transferring packets to 
its own memory fast enough to keep up with the received 
packets. Overrun packets occur on the 3C505 when the 
80186 does not return a HOLDA signal fast enough to the 
82586 to transfer the received word to the 3C505's RAM, 
overrun never occur when the 3C505 is executing only its 
firmware. Only the number of receive packets, misaligned 
packets and CRC error packets are used by this program . 
·• 
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The program allows up to five sliding time windows /c.-··-~. 
to be defined. Each window is one to 999 minutes long and 
slides at one minute increments. The one minute 
increment is somewhat coarse for network aofivities that 
take only a few seconds; however, it does guarantee the 
host's ability to recalculate the windows on each time 
step. For each window and packet type, total packets, 
packets per minute, and highest packet per minute rate 
are displayed. For small windows, the highest packet per 
minute display in the valid packet category is an 
indication of the worst case network load. Since the 
time when the highest packet per minute rate occurred is 
also displayed, one can consider time-of-day-related 
reasons for the high rate. Since the window sizes vary 
greatly with the different networks being studied, the 
program allocates memory for these windows dynamically 
when the user defines the window sizes. The storage 
arrays are used as circular queues to avoid the need to 
shift any samples. 
Specific statistics relate to counting and measuring 
packets which meet certain criteria, most often an 
Ethernet source or destination address. This permits 
studying the network performance of sel~cted nodes or 
conv~rsations between nodes. - For example, by tracking 
29 
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packet activity to two or more network servers it can be 
determined if one is being over or under utilized. In 
monitoring a conversation one can notice if there is an 
unusual surge in the number of packets flowing in one 
direction possibly indicating the loss of packets at the 
receiving end. 
The specific statistics routine in this program 
concentrates on conversations between pairs of Ethernet 
addresses. Number of packets, packet rate and number of 
packets since last response packet are tracked for each 
direction in a conversation. The program allows a don't 
care mask to be set for one of the addresses to allow the 
monitoring of a single node in relationship to all other 
nodes. 
Unlike the general statistics routine which reads 
the packet counts from a 3C505 PCB, this routine must 
gather the statistics from the received packets by 
transferring them from the 3C505 to the host. The 
program configures the 3C505 to receive all packets 
(promiscuous receive on the 82586) by sending a Configure 
Receive PCB. The program then requests the~;--
receive packets and transfer the first twelve tes to 
-
the host. These twelve_bytes arr= the Ethernet ource and 
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destination address. The program has prompted the user 
for as many as 20 conversation address pairs. Each pair 
consists of two user defined Ethernet addresses with the 
second address having a optional don't care setting. 
Each address in a pair is tested against both the source 
and destination address in the received packet. Every 
time a match occurs the packet count for that address as 
a source gets incremented. Additionally, a match will 
cause the "Without Response" count to be incremented for 
the source and zeroed for the destination. A high 
"Without Response" count is often an indication of a node 
failing to keep up with its requests or losing track of 
what it is doing. 
The specific packet routine tracks its average 
results based on a user-defined sliding time window. The 
window ranges in size from one to 1440 minutes (24 hours) 
and steps at one minute intervals, permitting averages to 
be based on short-term or daily activity. At the end of 
each minute the totals, averages and largest "Without 
Response" count for each conversation are calculated. 
31 . 
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4. ANALYZER BENCHMARKS 
Since it is crucial for a network analyzer to not 
lose packets as it is running, the analyzer presented 
here has been benchmarked for different configurations of 
the software running on an XT compatible host. An AT 
compatible with a 3C505 was used to generate the packet 
stream. The packet size and transmission rate were 
varied to determine the analyzers limits. In addition to 
benchmarking the analyzer's overall performance, 
execution time measurements were done on the disk write 
speed of the host. The combination of the benchmarks and 
the disk write execution speed indicates where 
bottlenecks in the analyzer occur. 
The benchmarks were performed on an IBM XT 
compatible with an 8088 running at either 4.77 or 8 MHz 
with no wait states and a 20 MB Seagate 225 hard disk. A 
Packard Bell AT compatible with its 80286 running at 10 
MHz no wait states and a 3C505 were used to transmit the 
test packets. Each was operating under DOS (Ver. 3.1 and 
3.2 respectively). To perform each benchmark a 
transmitter program on the AT would prompt the user for 
the Ethernet packet size, delay between each.packet and 
the number of packets to transmit. To see if the 
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receiving host kept up with the transmitter, a receive 
packet count was inserted in the analyzer software. If 
both counts matched the receiver did not overflow and a 
new set of packets were transmitted with a smaller inter-
packet delay. The transmitting program measured the 
start to stop transmission time to calculate the average 
number of packets per second. 
4.1. Packet Capture Benchmarks 
The packet capture routine involves the largest 
number of different activities: 3C505 receiving packets, 
transferring packets to the host's memory, the host 
optionally testing the packets and writing the packets to 
a file. Various configurations of the capture routine 
were tested for maximum packet rate (without dropping a 
packet) using two fixed packet sizes: 512 bytes and 1536 
bytes. Maximum bytes per second on the Ethernet cable 
are also listed to normalize the tests between different 
packet sizes. 
Table 3 shows the results of testing the capture 
routine configured to simply save all the packets it 
received in their entirety to a file on the hard disk. 
33 
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Host 
XT slow 
XT fast 
Table 3. 
Simple Capture - Full Packets 
1536 Byte Packets 
: Pack./s 
12 
20 
• 
• Bytes/s 
18000 
31000 
• 
• 
• 
• 
512 Byte Packets 
Pack./s 
29 
39 
• 
• Bytes/s 
15000 
20000 
Compare the Bytes/s rates between the large and small 
packet sizes. The analyzer handles large packets faster 
then small ones. Later a disk write benchmark will 
indicate that the disk I/0 is the cause of the 
difference. The XT compatible in fast mode, 8 MHz clock, 
out-performed itself in slow mode by significantly more 
than the 8 to 4.77 clock ratio, possibly due to hard disk 
aqcess timing. 
Table 4 indicates the results of capturing only the 
first 64 bytes of every received packet. To be precise, 
the 3C505 receives the entire packet however, only 
transfers 64 bytes of it to the host's memory. The host 
adds 6 bytes for a packet length and time stamp before 
writing the buffer to the file. 
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Host 
XT slow 
XT fast 
Table 4. 
simple Capture - Partial Packets (64 Bytes) 
1536 Byte Packets 
: Pack./s 
137 
201 
• 
• Bytes/s 
210000 
308000 
• 
• 
• 
• 
512 Byte Packets 
Pack./s 
135 
190 
• 
• Bytes/s 
69000 
97000 
The partial transfer makes the effective data rate to the 
host only 4.5% and 13% respectively of the large and 
small packet rates. Unfortunately, as indicated in Table 
4, the analyzer's poor handling of writing small buffers 
e. 
to the disk file negates some of the potential gains. 
The next three benchmarks test the capture routine's 
ability to filter packets. The first two reject all 
packets so there is no writing to the file. They differ 
by how far into the packets they detect a mismatch. The 
first fails on the first byte, the second fails on the 
512th byte. The third benchmark accepts all packets but 
first tests every byte in the packet, this is a good 
indication of a worst case filtered capture through-put. 
The results for these three benchmarks are in Tables 5, 6 
and 7. 
• 
. . 
, 
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Host 
XT slow 
XT fast 
Host 
XT slow 
XT fast 
Host 
XT slow 
XT fast 
\· .. 
Table 5. 
Filtered Capture - Reject on 1st Byte 
1536 Byte Packets • • 
: Pack./s 
60 
92 
• 
• Bytes/s 
92000 
141000 
• 
• 
Table 6. 
512 Byte Packets 
Pack./s 
180 
273 
• 
• Bytes/s 
92000 
140000 
Filtered Capture - Reject on 512th Byte 
1536 Byte Packets • • 
: Pack./s 
31 
49 
• 
• Bytes/s 
48000 
75000 
• 
• 
Table 7. 
512 Byte Packets 
Pack./s 
63 
100 
• 
• Bytes/s 
32000 
51000 
Filter~d Capture - Accept After Full Test 
1536 Byte Packets 
: Pack./s 
8 
17 
• 
• Bytes/s 
12000 
26000 
• 
• 
• 
• 
512 Byte Packets 
Pack./s 
19 
31 
• 
• Bytes/s 
10000 
16000 
It should be noted that the analyzer program only tested 
the packet up to finding a mismatch or reaching the end 
of the packet, or partial paqket, transferred from the 
3C505. 
-~ 
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The final capture routine benchmark tests the worst 
case configuration of having a capture filter, a stop 
packet trigger and a stop time trigger. Every packet 
transferred for the 3C505 to the host is tested for a 
match twice, once by the capture filter and once by the 
stop packet trigger. The clock is also checked frequently 
for a match with a specified stop time. 
Host 
XT slow 
XT fast 
Table 8. 
Filtered Capture with Stop Packet and Time 
1536 Byte Packets 
: Pack./s 
4 
14 
• 
• Bytes/s 
6000 
22000 
• 
• 
• 
• 
512 Byte Packets 
Pack./s 
9 
23 
• 
• Bytes/s 
5000 
12000 
Table 9 shows the results of testing the analyzer's 
file write function. This C function writes a block of 
data to a file on the hard disk. The test calls the 
function 1000 times with a pointer to a fixed size data 
block and measures the start to finish execution time. 
Four different buffer sizes were used . 
• 
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Table 9. 
Hard Disk Block Write 
Buffer Size 
: 512 Bytes: 1024 Bytes: 2048 Bytes: 4096 Bytes 
Host 
XT slow 
XT fast 
• 
• Bytes/s 
20000 
24000 
• 
• Bytes/s 
22000 
35000 
• 
• Bytes/s 
24000 
55000 
• 
• Bytes/s 
25000 
68000 
The test shows large buffers write faster to the disk 
especially when the XT is running at 8 MHz. This 
suggests several Ethernet packets should be stored in 
memory as a contiguous block and then written to the 
file. 
4.2. Statistics Routines Benchmarks 
J 
The general and specific statistics gathering 
routines were also tested; however, the AT transmitter 
was not able to overrun the receiver in any of the 
configurations. The maximum transmission rates were 
400,000 bytes per second for the 1536 byte packets and 
370,000 bytes per second for the 512 byte packets. 
38 
5. Conclusions 
The three major parts of the analyzer (adapter, host 
and program) suggest three places to improve the 
usefulness and performance of the analyzer. 
The 3C505 adapter was never the cause of a packet 
being lost and was easy to control from the software. 
The maximum transmission rate using the 3C505 in an AT 
compatible indicates it can transfer approximately 
400,000 bytes per second, near the average heavy load on 
an Ethernet network. The 400,000 Bps is most likely a 
measure of the host's ability to DMA bytes to or from the 
I 
3C505 rather than the adapter's processing and 
transmission or reception speed. The 3C505 should be 
accepted as a satisfactory Ethernet interface. 
The host presents three bottlenecks to the 
performance of the analyzer: disk I/0, packet transfer 
and packet testing. All three can be improved by using 
an AT compatible as the host. For example, the disk 
write test on the 10MHz AT used as the transmitter, 
yielded a through-put of over 100,000 bytes per second 
for 4096 byte blocks. Packet transfer between the 3C505 
and the host would also be improved by using an AT since 
39 
it offers 16 bit/wide DMA and Rep. programmed I/0 both of 
which are significantly faster than the single byte DMA 
in an XT. An AT as a host can be expected to double or 
triple the performance of the analyzer. 
The greatest improvements can be achieved by 
changing portions of the analyzer's software. In the 
performance area, three program changes would increase 
the maximum data rate the analyzer can handle. 
The hard disk block write test from the previous 
chapter indicates significant (a factor of 2 in the 8 MHz 
host) improvements in performance by using large blocks 
to write to the disk file. The program can be altered to 
pack se~eral packet buffers into one contiguous memory 
block of perhaps 8, 16, or 32 KB and then write the full 
block to the disk. Comparing the data rates in the 
Simple Full Packet Capture benchmark, Table 3, to the 
rates in the Hard Disk Test, Table 9, indicates that the 
program spends most of its time writing to the hard 
disk. If packing the packets increases the disk write 
speed by a factor of 2 then the full packet capture rate 
would increase by approximately 75%. Packing packets in 
conjunction with an AT host would allow upper limits of 
r 
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perhaps 100,000 bytes per second for capturing full 
packets. 
Another place to improve the program's performance 
is in. the packet trigger and filter tests. The 
benchmarks in Tables 6, 7, and 8 indicate that testing 
512 bytes in each packet reduces through-put by 30% or 
more. This lost time can be recovered if the 80186 
processor on the 3C505 does the packet testing before 
transferring accepted packets to the host. Not only is 
the task of testing the packets off-loaded to the 3C505 
but also, only packets which pass the test are 
transferred to the host. The 3C505's 80186 should have 
plenty of time to do the tests since packet reception and 
transfe~ to the host are done by, the 82586 chip and DMA 
channel circuit. The 3C505 1 s firmware supports 
downloading and executing programs on the 80186. 
Another way to improve the testing of the packets is 
by using an alternate algorithm to the present one of 
f 
starting with the first byte and testing it against an 
AND and MATCH mask and then continuing onto the next byte 
until the end of the packet or a mismatch is detected. 
If only a few bytes need to be tested and they are in the 
middle or end of the packet then a faster algo~it~m would 
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be to test only those selected bytes. One word of 
caution, most packet filtering and triggering is based on 
information in the first few bytes of the packet, such as 
the source or destination address or packet type. The 
strong need to improve the testing of packets is 
indicated in Table 8 where testing the packet twice 
reduces the through-put so much that the analyzer is only 
useful for very light Ethernet activity or where the 
82586 is set to receive only one Ethernet address. 
The last place to improve the packet capture routine 
is in the speed of transferring packets to the host. The 
assembly language DMA routine should take advantage of 
repetitive I/0 transfer and burst mode DMA on an AT host, 
both are 50 to· 100% faster than single byte mode DMA 
forced on the analyzer by an XT. 
· Performance could also be improved by replacing the 
C code with assembly language, preferable one function at 
a time. A C compiler that 'generates fast code, such as 
Datalight's Optimum C would also improve the software 
performance. 
. ... 
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Other improvements can be made to the analyzer's 
software besides its performance. User friendliness can 
be improved by using tables of symbolic Ethernet 
addresses. Packet test masks can be defined following 
known packet format. Prompts, such as address fields and 
packet type fields would make defining masks much easier. 
These test masks can then be saved to a file for latter 
use. Data can be selectively entered in decimal, 
hexadecimal, or character format. Statistics data can be 
written to a file in addition to being displayed. 
Multiple packet capture filters can be defined to help 
monitor network activities such as conversations between 
two nodes. Where execution time is not a limiting 
factor, data compression can be used to extend the limits 
of disk storage capacity. 
The analyzer has no problem in gathering "general" 
or "specific" statistics. Its main limitation is in 
capturing packets on a heavily load Ethernet network, 
especially where the packet filtering is desired. 
Improvement to the software and an AT host should 
eliminate these limits. 
. I • 
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Appendix A 
' 
The following information details the registers on 
the 3C505 board and how PCBs are exchanged between the 
host and 3C505. 
The Host's Status Register is an eight bit wide, 
read-only register used to indicate the status of the 
3C505. The bits are defined as follows: 
bit7 
HRDY 
bit6 
HCRE 
bit5 
ACRF 
bit4 
DIR 
bit3 
DONE 
bit2 
ASFl 
bitl 
' ASF2 
HRDY- Data Register Ready 
indicates status of the Data Register, 
if writing data to the Data Register a 
1 indicates Not Full, ready for more, 
· if Reading data from the Data Register a 
1 indicates Not Empty, data available 
HCRE- Host Command Register Empty ,, -,! 
indicates status of the Command Register 
as the host writes to it, 
O indicates hos·t has written Command Reg. 
. :. ' .• - ·' .•,,• ., ... ,. . "t • . .. ~ • • ' . • • ' . " .. ., ... ' ..• ·-... . . . - ' ....... :'<1. ,_ .. -.. ,n '. • '"' 
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bito 
ASF3 
.. ".\ ,_,, __ - "·-·- ··~-·· ~ ':' ... · ..... -.~~·•.:.: 
. -4-·· ., .. ~ . . .. , .. :.--·-· ... •. 
1 indicates 3C505 has taken the byte in 
the Command Reg. and the host is free to 
write the next byte 
ACRF- Adapter Command Register Full 
indicates 3C505 has written the Command Reg. 
1 .indicates 3C505 has written Command Reg. 
and the host should read it 
O indicates the host has read byte written by 
3C505 to Command Reg. 
NOTE: The above bits are automatically set and cleared·by 
the indicated read or write by the host or 3C505 
,- , ... - .. ,. -·' ................... • ........... .,. .......... - .. -,· ' 
DIR- Direction Flag 
indicates Data Register direction as set by 
the Host's Control Reg. 
1 (upl~ad) transfer from 3C505 to host 
O (download) transfer from host to 3C505 
DONE- DMA Done 
indicates completion of a DMA transfers to or 
from the Data Register 
. "' 
. . 
1 indicates completion of DMA 
o this bit is cleared when DMAE bit in host 
-
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Control Register is cleared 
ASFn-Adapter Status Flags 1,2,3 
These bits are set or cleared by 3c505's 
80186, their asynchronous nature requires 
linear use or double reads to prevent 
misinterpretation 
The Host Control Register is eight bits wide and can 
be read or written to by the host. Its bits are defined 
as follows: 
bit7 
ATTN 
bit6 
FLSH 
bit5 
DMAE 
bit4 
DIR 
bit3 
TCEN 
bit2 
CMDE 
bitl 
HSF2 
bito 
HSFl 
. ... 
ATTN- Attention 
used to generate a non-maskable interrupt to 
the 3C505's 80186 causing a soft reset 
1 "soft reset" 3C505 to idle state 
o no interrupt 
FLSH- Flush Data Register 
this bit is used to clear the Data Register 
FIFO to-an empty state 
1 clear Data Register FIFO 
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o release Data Register to normal operation 
DMAE- DMA Enable 
Use this bit to enable OMA transfers to the 
Data Register 
1 enable jumpered OMA channel 
o inhibit DMA Request circuit, another 
board may now use the jumpered channel 
DIR- Direction Flag 
this bit selects the direction of data 
transfer with the Data Register 
1 transfer from 3C505 to host (upload) 
O transfer from host to 3C505 (download) 
Note- this bit should not be changed until the 
HRDY bit in the Host Status Register 
'; 
indicates that the Data Register is empty 
TCEN- Terminal Count Interrupt Enable 
if this bit is set to 1 an interrupt 
to the host will be generated on the jumpered ~ 
interrupt line when DMA transfer with the 
Data Register is complete 
,·, ... , 
CMDE- Command Register Interrupt Enable 
..... "'""·'•' ...... , i-·· . I& ' . ' . '.), .·: •. , • ' 
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setting this bit to 1 enables an interrupt 
to the host on the jumpered interrupt line 
when the 3C505 has written the Command Reg. 
Note- if both TCEN and CMDE are o the 3C505 will 
"float" the jumpered interrupt line so 
beware of spurious interrupts under these 
conditions 
HSFn- Host Status bits 1 and 2 
these two bits are controlled by the host 
and used to communicate with software 
running on the 3C505's 80186 
they should be used linearly or the 80186 
should double read them, they appear in 
the 80186's Adapter Status Register bits Jo & 1 
A PCB transfer from the host to the 3C505 goes like this: 
1 I~,.• 
The host writes the PCB command byte to the 
Command Register. The 3C505's 80186 will 
automatically be interrupted by this action. 
. J ~ , ... ... -- .. - ·-- . ' . ··,\... ... 
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The host polls the Status Register waiting for 
the HCRE bit to equal 1 (empty). The host 
should time-out after about 40 milliseconds on 
no empty. 
The host should write the remainder of the PCB 
bytes, excluding the final length count, to the 
Command Register, polling the Status Register's 
HCRE bit waiting for 1 (empty) after each byte. 
Time-out after 500 microseconds on each of the 
the remaining bytes. 
The host should set HSF2 & HSFl to 11 in the 
Control Register, this tells the 3C505 firmware 
that the PCB is finished. Immediately after 
writing the Control Register the host should 
wait for HCRE empty and then write the final 
length byte which is equal to the earlier 
length count+2. 
The host should poll the Status Register's ASF2 
& ASFl bits waiting for 01 (PCB Accepted) or 10 
(PCB Rejected) or time-out after 50 
-- ·· ····-·mi·1·1·i·s·e·cond·s······ ·· l;l • . · .......... ·- •. • . • .... I> ' .. ~. . , ··.: .,r~··.~·········.,"-.'4' 
..• ~ ..... . .. - . ·11" . • •• ·- ~ • ". • • • 
'. "• 
. . " •o 
. .. . . -
J!I·· 50 
. .. . C'' ....... ·. ,· .,· ., . ·,. . ._·,· - . 
.• I)'. ~--. •• ......... - . 
• ' ., • I•~-' - ', •· 
' 
The following details how the host can poll for a PCB 
coming from the 3C505. Transfer from the Adapter to the 
host can also be initiated by an interrupt when the CMDE 
bit in the Control Register is set (1). 
: ·.... - . . ' ·-·. 
The host polls the Status Registe~'s ACRF bit 
waiting for a 1 (not empty) indicating an 
available PCB command byte in the Command 
Register. The user should set a reasonable 
time-out for waiting for a PCB. 
Then the host reads the Command Register 
removing the first byte (command byte) of the 
PCB being transferred from the 3C505 to the 
host. The ACRF bit is automatically cleared 
allowing the 3C505 to write another byte. 
The host polls and removes the length byte and 
uses it as a counter for the remaining bytes. 
The host should time-out after 500 
microseconds. 
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The host polls and removes the remaining 
bytes. Again timing out after 500 microseconds 
on each byte. 
After the last byte defined by the length 
counter, the host should poll the Status 
Register's ASF2 & ASFl bits waiting for 11 (PCB 
complete) 
The host performs one more poll and read to the 
Command Register where it finds a final total 
length count (earlier length count+2). 
The host writes 11 to the HSF2 & HSFl bits in 
the Control Register to indicate to the 3C505's 
firmware that the host has accepted the PCB. 
--· .. -~ ······: .-· .. -·. _ .. 
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